In this contribution, we derive a novel parallel formulation of the standard Itoh-Tsujii algorithm for multiplicative inverse computation over GF(2 m ). The main building blocks used by our algorithm are: field multiplication, field squaring and field square root operators. It achieves its best performance when using a special class of irreducible trinomials, namely, P (X) = X m + X k + 1, with m and k odd numbers and when implemented in hardware platforms. Under these conditions, our experimental results show that our parallel version of the Itoh-Tsujii algorithm yields a speedup of about 30% when compared with the standard version of it. Implemented in a Virtex 3200E FPGA device, our design is able to compute multiplicative inversion over GF(2 193 ) after 20 clock cycles in about 0.94µS.
Introduction
Binary extension finite fields GF(2 m ) are extensively used in many modern applications, such as public and secret key cryptosystems, error-correcting codes, etc. Perhaps one of the most important applications for this class of finite fields is elliptic Curve Cryptography (ECC), since high performance ECC implementations directly rely on the efficiency in the computation of the underlying finite field arithmetic operations.
Among customary finite field arithmetic operations, namely, addition, subtraction, multiplication and inversion of nonzero elements, the computation of the later is the most time-consuming one. Multiplicative inversion computation of a nonzero element a ∈ GF(2 m ) is defined as the process of finding the unique element a −1 ∈ GF(2 m ) such that a · a −1 = 1. Several algorithms for computing the multiplicative inverse in GF(2 m ) have been proposed in literature [1] [2] [3] [4] [5] [6] [7] [8] . In [4] , multiplicative inverse is computed using an improved modification of the extended Euclidean algorithm called almost inverse algorithm. That iterative algorithm can compute the multiplicative inverse in approximately 2m clock cycles [4] . In [6] an architecture able to compute the Montgomery multiplicative inverse for both, GF(p), for a prime p, and GF(2 m ) on a unified-field hardware platform was proposed.
Based on Fermat's Little Theorem (FLT) and using an ingenious re-arrangement of the required field operations, the Itoh-Tsujii Multiplicative Inverse Algorithm (ITMIA) was presented in [1] . Originally, ITMIA was proposed to be applied over binary extension fields with normal basis field element representation. Since its publication however, several improvements and variations of it have been reported [2, 3, 5, 7, 8] , showing that it can be used with other field element representations too.
Unfortunately enough, cryptographic designers have historically shown some resistance to use FLT-related techniques for computing multiplicative inverses when using polynomial basis representation. This phenomenon is probably due to three frequent misconceptions:
1. Computing multiplicative inverses by using FLT-related techniques is inefficient as those methods require many field multiplication and squaring operations;
2. ITMIA is a competitive design option only when using normal basis representation and;
3. The recursive nature of the ITMIA algorithm makes the parallelization of that algorithm rather difficult if not impossible, forcing the implementation of the ITMIA procedure in a sequential manner.
In this contribution we hope to refute (at least partially) above opinions. First, we discuss how to combine the ITMIA standard procedure with the notion of addition chains [9] (it is noticed that this discussion closely follows the approach presented in [7] ). We show that this technique constitutes a competitive option for computing multiplicative inverses in GF(2 m ) not only with normal basis but also with polynomial (canonical) field element representation.
Then, considering a special class of irreducible trinomials, namely, P (X) = X m + X k + 1, with m and k odd numbers, we derive a novel version of the ItohTsujii algorithm which uses field multiplication, field squaring and field square root operators as main building blocks. We also show how this version of the algorithm can be parallelized when implemented in hardware platforms. Our experimental results show that the parallel version of the Itoh-Tsujii algorithm implementation yields a speedup of about 30% when compared with the standard version of it.
The rest of this paper is organized as follows. In Section 2 some important mathematical concepts are reviewed. In particular, we discuss how to calculate field square and field square root operations efficiently when working in a binary extension finite field generated by an irreducible trinomial of the form, P (X) = X m +X k +1, with m and k odd numbers. In Section 3, the standard version of the Itoh-Tsujii algorithm combined with the concept of addition chains is presented. We give a rigorous complexity analysis of that algorithm. Then, in Section 4, a novel parallel formulation of the ITMIA procedure is presented, including a rigorous complexity analysis of this procedure. In Section 5, design details of our algorithm hardware implementation are discussed in detail. In Section 6 we summarize the main performance figures of the block designs and we also provide a comparison with other reported designs found in the open literature. Finally, in Section 7 some conclusions remarks are drawn.
Mathematical Preliminaries

Binary Field Arithmetic
Let K be a finite field and let P (X) ∈ K[X] be a polynomial with coefficients in K. P (X) is irreducible over K if whenever P (X) = Q(X)R(X), either Q(X) or R(X) is an unit in K[X], i.e. it is a constant polynomial.
Let GF(2) be the prime field of characteristic 2: GF(2) = {0, 1}, addition is XOR and multiplication is the logical AND. Let P (X) ∈ GF(2)[X] be an irre-ducible polynomial of degree m > 1, m ∈ N, and let α be a root of P (X) in a finite extension of GF (2) . Then the Galois field GF(2 m ) is isomorphic to the finite extension GF (2) [α], it has 2 m elements and the powers of α form a basis of GF(2 m ) over GF (2) . The set {1, α, α 2 , . . . , α m−1 } is called the polynomial basis of GF(2 m ) corresponding to α. Thus, for each a ∈ GF(2 m ) there exists a polynomial A(X) ∈ GF(2)[X] of degree at most m − 1 such that a = A(α) and this is the polynomial representation of a. Addition in GF(2 m ) is performed by adding corresponding coefficients using polynomial representations. Multiplication corresponds to polynomial multiplication reduced modulus the irreducible polynomial P (X): If a ∈ GF(2 m ) is represented by the polynomial A(X) and b ∈ GF(2 m ) is represented by the polynomial B(X) then c = ab is represented by the polynomial C(X) = A(X)B(X) mod P (X). The multiplicative group of GF(2 m ) is cyclic. If the irreducible polynomial P (X) is also primitive, then any of its roots α is a generator of the multiplicative group of GF(2 m ) and has order 2 m − 1. Thus for any nonzero a ∈ GF(2 m ),
Since the field characteristic is 2, the squaring operator is linear:
Let us assume that the irreducible polynomial is a trinomial: P (X) = X m +X n + 1, with n ≤ m/2. Then, for all i ≥ 0, X m+i = (X n + 1)X i mod P (X). Thus whenever j ≥ m/2, there exists i ≥ 0 such that 2j = m + i and α 2j = (α n + 1)α i in the field GF(2 m ), consequently the upper half of terms in a 2 , according to eq. (1), can be calculated by additions and shift operations only. Namely,
Moreover, using just the representing polynomial, we can compute the reduction step C(X) = A(X) 2 mod P (X) by adding four terms, B 1 , B 2 , B 3 and B 4 as, where A [i,j] denotes the list of coefficients in A(X) with indexes ranging from i to j. The reduction procedure described in eq. (4) is shown schematically in Fig. 2 .1. Notice that for those designs implemented in hardware platforms, the field squaring computation procedure just outlined can be instrumented by using XOR logic gates only. Nevertheless, the exact computational complexity of this arithmetic operation depends on the explicit form of m and the middle coefficient n. For instance, in the case of the irreducible trinomial P (X) = X 193 + X 15 + 1, field squaring operation can be computed as,
(5) can be implemented at a cost of 96 two-input XOR gates and two XOR gate delays, 2T x . A straightforward but rather expensive approach for computing the square root operator is based on Fermat's little theorem which establishes that for any nonzero element a ∈ GF(2 m ), the identity a 2 m = a holds in the field GF(2 m ). Therefore, √ a may be computed as
, with a computational cost of m − 1 field squarings [10] . A more efficient algorithm based on a refining of the Fermat's little theorem method just outlined was proposed in [11] . That method is based on the observation that √ a can be expressed in terms of the square root of the root element α. In the case that the irreducible polynomial is a trinomial, authors in [11] showed that the square root operator can be computed with some shift-left operations and one modular reduction.
In this contribution we outline an alternative method for computing √ a, which is also based on the linearity property exhibited by the field squaring operation defined over binary extension fields. Considering that the squaring map a → a 2 is linear, if we denote by A 1 and A 2 the polynomial representation of a and a 2 respectively, there exists a square matrix M 2 of order m × m with coefficients in GF(2) such that A 2 = M 2 A 1 . The matrix M 2 can be calculated from eq's (2) and (3). If we are interested in calculating the square
2 A 1 which gives the alternative procedure for square root calculation.
For instance, for P (X) = X 193 + X 15 + 1, one can solve last matrix equation based on (5). The following set of equations are then obtained,
Eq. (6) can be implemented at a cost of 96 two-input XOR gates and one T x gate delay. Let us now briefly examine the problem of field exponentiation computation. Let a = A(α) ∈ GF(2 m ) be a nonzero element in the field and let e be an m-bit positive integer, i.e., m = log 2 (e) . Then the field exponentiation of the element a raised to the power e is represented by the polynomial
e mod P (X).
There exist many reported algorithms [9, 12] for the efficient computation of (7), being the binary exponentiation algorithm the most popular for hardware implementations. This is probably because of its simplicity and relatively good performance/cost benefit. The binary exponentiation algorithm (as in fact most exponentiation algorithms) utilizes modular multiplication and squaring as the most prominent building blocks needed to obtain the desired computation. Next Section discusses how field exponentiation can be used for computing field multiplicative inverses.
Itoh-Tsujii Multiplicative Inversion Algorithm
In this Section we describe the Itoh-Tsujii Multiplicative Inversion Algorithm (IT-MIA). We start deriving a recursive sequence useful for finding multiplicative in-verses. Then, we briefly discuss the concept of addition chains, which together with the aforementioned recursive sequence yield an efficient version of the original ITMIA procedure as it was presented in [1] .
A Square-Then-Multiply Recursive Sequence of Field Elements
Since the multiplicative group of the Galois field GF(2 m ) is cyclic of order 2 m −1, for any nonzero element a ∈ GF(2 m ) we have a −1 = a 2 m −2 . Clearly,
The right-most component of above equalities allow us to express the multiplicative inverse of a in two ways:
Let us consider the sequence β k (a) = a
. Then, for instance,
and from the first equality at (8) ,
It is easy to see that for any two integers k, j ≥ 0,
Namely
In particular, for j = k,
Furthermore, we observe that this sequence is periodic of period m:
To see this, consider k 2 = k 1 + nm. Then, by eq. (9) and FLT,
Therefore, the sequence (β k (a)) k is completely determined by its values corresponding to the indexes k = 0, . . . , m − 1.
As a final remark, notice that for any two integers k, j, by eq. (9):
Since the sequence of β's is periodic, and the rising to the power 2 m coincides with the identity in GF(2 m ), we have
Eq. (9) allows the calculation of a "current" i(= k + j)-th term as a recursive function of two previous terms, the k-th and the j-th in the sequence.
Addition Chains
Let us say that an addition chain for an integer m − 1 consists of a finite sequence of integers U = (u 0 , u 1 , . . . , u t ), and a sequence of integer pairs Then, a binary addition chain with length t = 8 for that e is, (3, 3) , (4, 4) , (5, 5) , (6, 6) , (6, 7)) i.e. the associated sequence is governed by the rule, u i = u i−1 + u i−1 = 2u i−1 for all but the final value which is obtained using u t = u t−1 + u t−2 .
Another addition chain, also with length t = 8, is (3, 3) , (4, 4) , (5, 5) , (6, 6) , (7, 7)) i.e. for all i = 2 the combinatorial rule is u i = u i−1 + u i−1 = 2u i−1 , while
The concept of addition chains leads us to a natural way to generalize the ItohTsujii Algorithm, by using an addition chain for m − 1 and relations (8) and (9) to compute a
ITMIA Algorithm
Let a be any arbitrary nonzero element in the field GF(2 m ). Let us consider an addition chain U of length t for m − 1 and its associated sequence V . Then the multiplicative inverse a −1 ∈ GF(2 m ) of a can be found by repeatedly applying eq's. (9) and/or (10) . Hence, given β u 0 (a) = a
A final squaring step yields the required result since, Fig. 2 shows an algorithm that iteratively computes all the β u i (a) coefficients in the exact order stipulated by the addition chain U as discussed above. We assess the computational complexity of the algorithm shown in Fig. 2 as follows. The algorithm performs t iterations (where t is the length of the addition chain U ) and one field multiplication per iteration. Thus, we conclude that a total of t field multiplication computations are required. On the other hand, notice that at each iteration i, a total of 2 u i 2 field squarings are performed. Notice also that by definition, the addition chain guarantees that for each u i , 1 ≤ i ≤ t, the relation u i 2 = u i − u i 1 holds. Hence, one can show by induction that the total number of field squaring operations performed right after the execution of the i-th iteration is u i − 1. Therefore, at the end of the final iteration t, a total of u t − 1 = m − 2 squaring operations have been performed. This, together with the final squaring operation, yield a total of m − 1 field squaring computations.
Input: An irreducible polynomial P (X) of degree m, An element a ∈ GF(2 m ), an addition chain U of length t for m − 1 and its associated sequence V Output: 
Example 3.2. Let us consider the binary field GF (2 193 ) using the irreducible trinomial P (X) = X 193 + X 15 + 1. Let a ∈ GF (2 193 ) be an arbitrary nonzero field element. Then, using the addition chain of Example 3.1, the algorithm of Fig. 2 would compute the sequence of β u i (a) coefficients as shown in Table 3 .3. Once again, notice that after having computed the coefficient β u 8 (a), the only remaining step is to obtain a −1 which can be achieved as a
A Parallel Version of the Itoh-Tsujii Algorithm
In this Section we reformulate the ITMIA algorithm in terms of square root operations rather than field squarings. Then, we show how to combine both versions of the Itoh-Tsujii algorithm in order to obtain a parallel version of it. Table 1 :
A Square Root-Then-Multiply Recursive Sequence of Field Elements
For any nonzero a ∈ GF(2 m ), we have a (8) and (13), we obtain
(observe that all indexes are varying in descending order). Noticing now that,
we get,
In an analogous way as we did in Subection 3.1 for the sequence (β k (a)) k∈N , let us define now the sequence γ k (a) = a
. First of all, let us remark that, from (13), ∀k ∈ N:
In particular, for k = m − 1,
As in (9), for any two integers k, j ≥ 0,
and, as in (10), for j = k,
The sequence (γ k (a)) k∈N is also periodic with period m. Moreover, for any two integers k, j, the analogous of (11) would be,
Furthermore, using eq's. (15) , (16) and (13), ∀k ≤ m − 2:
Let us remark also that if k, j are such that k + j = m − j, then, according with (9) and (14),
and consequently β k (a)
which in turn gives We summarize below what we consider the main result of this paper, Theorem 4.1. Let a ∈ GF (2 m ) be an arbitrary nonzero field element, with m odd. Then, its multiplicative inverse, a −1 , can be found as,
Example 4.2. Consider the smallest binary finite field, namely, GF(2 1 ) = {0, 1}, then according to (19) the multiplicative inverse of the only nonzero field element would be,
Example 4.3. Consider the binary finite field GF(2 3 ), then according to (19) the multiplicative inverse of an arbitrary nonzero field element would be,
Notice that in virtue of (13), the equality a 2 −1 = a 2 3−1 used above holds.
In the rest of this Section we describe how to use (19) in real applications, where binary extension fields GF(2 m ) with m a large odd integer, are required.
Square Root ITMIA
Let a be any arbitrary nonzero element in the field GF(2 m ). Let us consider an addition chain U of length t for m − 1 and its associated sequence V. Then the multiplicative inverse of a, a −1 ∈ GF(2 m ), can be found by repeatedly applying eq's. (16) and (17) . Hence, given γ u 0 (a) = a
Where γ {ut=m−1} = a 1−2 −(m−1) = a −1 gives the required result. Fig. 3 shows an algorithm that iteratively computes all the γ u i (a) coefficients in the exact order stipulated by the addition chain U as discussed above. We assess the computational complexity of the algorithm shown in Fig. 3 as follows. The algorithm performs one field multiplication in each of algorithm's t iterations, yielding a total of t field multiplication computations required. Furthermore, at each iteration i, a total of 2 u i 2 field square roots are performed. Since by definition, the addition chain guarantees that for each u i , 1 ≤ i ≤ t, the relation u i 2 = u i −u i 1 holds, one can show that the total number of field square root operations performed right after the execution of the i-th iteration is u i − 1. Therefore, a total of u t − 1 = m − 2 square root operations must be performed. This, together with the initial square root operation, yield a total of m − 1 field square root computations.
Summarizing, the algorithm of Fig. 3 can find the inverse of any nonzero element of the field using exactly,
Example 4.4. Following with our running example, let us consider the binary field GF (2 193 ) generated using the irreducible trinomial P (X) = X 193 + X 15 + 1. Let a ∈ GF (2 193 ) be an arbitrary nonzero field element. Then, the algorithm of Fig. 3 would compute the sequence of γ u i (a) coefficients as shown in Table 4 .2. The multiplicative inverse is given as γ u 8 = a −1 .
Itoh-Tsujii Algorithm: Parallel Version
We can obtain a parallel version of the ITMIA algorithm, by executing in parallel algorithms of Figures 2 and 3 , respectively. Notice that in virtue of (19), we just need to obtain the coefficients, β u t−1 and γ u t−1 .
Input: An irreducible polynomial P (X) of degree m, An element a ∈ GF(2 m ), an addition chain U of length t for m − 1 and its associated sequence V Output:
4. return (γ ut (a) mod P (X)); } Figure 3 : Multiplicative Inversion Addition-Chain Itoh-Tsujii Algorithm Table 2 :
Example 4.5. Let us consider once again the binary field GF (2 193 ) using the irreducible trinomial P (X) = X 193 + X 15 + 1. We can reuse coefficients β 7 and β 7 defined in Tables 3.3 and 4 .2, respectively. Then the multiplicative inverse of a can be found as, a
Since both coefficients above can be computed in parallel, this version of the Itoh-Tsujii algorithm will show a significant saving in time performance as it is discussed in the next Section.
5 Reconfigurable Hardware Architecture for Multiplicative Inversion in GF(2
193
)
In this Section, a description of our proposed architecture in reconfigurable hardware is presented. Field squarer, square root and Multiplier are the three most prominent building blocks for performing inversion in GF(2 m ) using the ITMIA procedures described in the previous Sections. Squaring in GF(2 m ) is a simple operation, however, as it was stated in (12), we need to perform m − 1 squarings for m-bit inversion when using the ITMIA procedure of Fig. 2 (similarly, according to (20) we must perform m − 1 square roots if the algorithm of Fig.  3 is executed) . Fortunately, only t field multiplications are needed for computing multiplicative inversion, which is valuable for the design since field multiplication in GF(2 m ) is a costly and extensive time consuming operation. Throughout the rest of this Section, we assume that the binary extension field GF (2 193 ) was generated using the irreducible trinomial P (X) = X 193 + X 15 + 1. Figure 4 .a shows our strategy for implementing field squaring trying to use as few clock cycles as possible. In the case of the binary extension field GF (2 193 ), field squaring can be obtained using XOR gates only, as it was summarized in (5) . Figure 4 .b shows the GF (2 193 ) field squarer block used in this work. Referring to the addition chain described in Table 3 .3, frequent squaring operations in GF (2 193 ) are,
Field Squaring Block
(1 time);
(3 times);
(6 times) and;
(12 times).
That is why we took the design decision of cascading 12 field squarer blocks back to back and then, by the appropriate usage of multiplexer blocks, obtain the corresponding outputs after 1, 3, 6, and 12 squarer blocks as shown in Figure 4 .b.
As an example, the X 2 24 field operation can be accomplished in just two clock cycles by taking the output after the last squarer block (12 squarers) in the first clock cycle and then repeating this operation in a second clock cycle so that we get the required 24 field squarings.
Field Square Root Block
Based on eq. (6), we designed the square root block shown in Figure 5 .a. As it can be seen, this field operation can be obtained by using two-input XOR gates only. In a similar fashion to the squaring block discussed above, Figure 5 .b implements multiple square root operations trying to save as many clock cycles as possible. The five inputs of the multiplexer are formed by replicating 1, 1, 1, 3, and 6 square root blocks which can perform 1, 2, 3, 6 and 12 square root operations respectively, in just one clock cycle.
Field Multiplier
Our strategy for multiplication is based on the binary Karatsuba-Ofman multiplier which is a variation of normal Karatsuba-Ofman multiplier as it was presented in [13] . Figure 6 shows a GF (2 193 ) binary Karatsuba-Ofman multiplier which is a hybrid approach that utilizes Karatsuba-Ofman multiplication with a combination of the classical school-method whenever it is useful. In this design, two 193-bit operands A and B are multiplied by first dividing each operand into two parts: upper part (say A H and B H of 128 bits each) and lower part (say A L and B L of 65 bits each). For 128-bit multiplications, two Karatsuba-Ofman multipliers were used. However, for 65 bit multiplication, instead of using three 64-bit KaratsubaOfman multipliers, only one 64-bit Karatsuba-Ofman multiplier, two 64× 2 classical multiplier (2 multiplexers) and one 1-bit multiplier (only AND gate) were used. Using this approach, savings are made not only in terms of FPGA resources but also in achieving a higher parallelism. Therefore, the time delay of the 193-bit multiplier is equal to the time delay of the biggest multiplier only (time delay of the 128-bit multiplier block).
General Architecture
The proposed architecture for multiplicative inversion includes a square root, squarer and multiplier blocks as shown in Figure 7 . Referring to algorithms in Figures 2 Figure 7 : General Architecture for Multiplicative Inversion over GF (2 193 ) and 3, squaring-multiplication and square root-multiplication are the two sequences needed for computing multiplicative inverses over GF (2 193 ). Both are independent and can be processed in parallel provided that hardware resources meet up design requirements. A direct approach would be to use two multipliers with squarer and square root blocks operating separately. That would, however, be more expensive as our multiplier block consumes a large amount of hardware resources. A more reasonable architecture can be obtained with a single multiplier by introducing a multiplexer for squarer and square-root blocks as shown in Fig. 7 . The intermediate results required for next stages of the algorithm are read/written in a Block select RAM (BRAM).
BRAMs are built-in memory modules available in Virtex and VirtexE series devices by Xilinx. A dual port BRAM can be configured into two single port BRAMs, i.e., data can be read/written at two ports simultaneously. This useful feature was exploited in this design in order to achieve higher parallelism. First port was configured as a RAM in order to write the multiplier outputs, while the second one was configured as a ROM, responsible to read the second multiplier operand (already stored from previous iterations). A single BRAM has a size of 4K (4096 bits), which is sufficiently large for storing all intermediate results generated by our algorithm. Additionally, an array of 12 BRAMs was needed for managing a 193-bit data bus.
The inputs/output of the multiplier for writing/reading to/from BRAM are governed by an address scheme. Data paths for squaring, square root and then multiplication are adjusted by providing selection bits for the three multiplexers MUX1, MUX2, and MUX3. MUX4 is used for switching external data during the first cycle and then to feedback data until the final calculation of inversion is obtained. The NSQ and NSR control signals select data path for performing a number of squaring and square root operations. This is done by providing address bits to the multiplexers available inside the SQ BLK and SR BLK blocks.
For instance, NSQ=000 selects the first input of the multiplexer which is connected to the output of a single squarer unit, whereas NSQ=101, selects the fifth multiplexer input, which is connected to the 12 squarer unit. A total of 17 bits (4 bits for BRAM port A, 4 bits for BRAM port B, 1 bit for MUX1, 1 bit for MUX2, 1 bit MUX3, 3 bits for NSQ, 3 bits for NSR) are used for controlling and synchronizing the whole circuitry. The 17-bit control word for each clock cycle is filled in the ROM block, and then they are extracted at the rising edge of each clock cycle. A short description of the control unit is given below. As shown in Fig. 7 , Control Unit block orchestrates and synchronizes data flow for the whole design. A 4-bit counter and a ROM constitute the control unit. The ROM block is filled with a total of twenty 17-bit control words. Those control words are used at each one of the 20 clock cycles required for completing the execution of our algorithm. The address bits for the ROM block are timely incremented by a 4-bit counter as shown in Figure 8 . Table 3 shows the algorithm dataflow. In the first cycle, the field element a, whose multiplicative inverse is required, is written into the BRAM. Then, starting at cycle 2, our architecture of Fig. 7 computes both of them, β u i (a) and γ u i (a) for i = 0, 1, · · · , 7 in parallel. At clock 21, a final computation, namely,
, is performed, which according to theorem 4.1 yields the required multiplicative inverse, i.e., γ u 8 (a) = a −1 . Notice that the control word that commands all the operations to be performed in the next rising edge of the master clock, is set at the rising edge of the previous clock cycle. For example at cycle 8, the control word: 0101 0011 000 011 selects the operations for cycle 9 as follows: address 0101 commands to write data at port A; address 0011 orders to read data from port B; and address 000 commands to perform a single squaring; and finally the address 011 orders to perform six square root operations that will be stored in the register t 2 . The code word "DC" denotes the Don't Care condition.
Finally, let us say that in the very first computation, the first clock cycle is used for loading the input field element a. If more multiplicative inverse computations are required, the input data can always be loaded during the last clock cycle of the previous computation, thus making possible that a single multiplicative inverse calculation may be accomplished in a total of 20 clock cycles. 
Comparison and Results
As it was explained in the previous Section, multiplicative inverse computation over GF (2 193 ) was achieved by integrating three main building blocks, namely, squaring, square root and multiplication blocks. Table 4 presents a summary of the implementation results obtained for each individual building block as well as for the whole system, i.e., inversion over GF (2 193 ). Xilinx Foundation Tool F4.1i was used for design synthesis, implementation and verification of results. The Binary Karatsuba-Ofman multiplier block occupied 8753 CLB slices executing one field multiplication in 43.1ηS. The field Squarer and square root in GF (2 193 ) took a total of 47 and 46 CLB slices for a single block respectively. The architecture was implemented in a XCV3200efg1156 (VirtexE device) occupying a total of 11131 (34.3%) CLB Slices and 12 (5 %) BRAMs. One inversion in GF (2 193 ) consumes 0.943µS in 20 clock cycles at a rate of 21.2 MHz (47.16 ηS). Table 5 shows the computational cost of several reported designs for the computation of multiplicative inversion over GF(2 m ) in hardware platforms. Furthermore, we show also that an implementation of the standard Itoh-Tsujii algorithm using our architecture requires 28 clock cycles, thus computing the multiplicative inverse in about 1.32µS. This implies that the Itoh-Tsujii parallel version proposed in this work represents a saving of about 30% when compared with the standard version.
Conclusions
In this paper, a novel derivation of the standard Itoh-Tsujii algorithm that offers a potential speedup when implemented in hardware platforms was presented. At first, we combined the standard Itoh-Tsuii algorithm with the concept of addition chains. Then, we showed that for this version of the Itoh-Tsuii algorithm the multiplicative inverse of an arbitrary nonzero field element in GF(2 m ) can be computed by performing exactly m − 1 field squarings and t multiplications, where t is the step-length of the optimal addition-chain for m-1.
Furthermore, we derived a novel version of the Itoh-Tsujii algorithm which uses field multiplication, field squaring and field square root operators as main building blocks. We showed how this version of the algorithm can be parallelized when implemented in hardware platforms. Our method achieves its best performance when using a special class of irreducible trinomials, namely, P (X) = X m + X k + 1, with m and k odd numbers. This is because for this special class of irreducible trinomials, the computation of the field square root operation is simpler than field squaring.
We implemented the proposed algorithm in a reconfigurable hardware device for the computation of multiplicative inverses of nonzero field elements in the finite field GF(2 m ) generated by the irreducible trinomial P (X) = X 193 +X 15 +1. Our experimental results show that the parallel version of the Itoh-Tsujii algorithm implementation yields a speedup of about 30% when compared with the standard version of it.
Since for all practical cryptographic and code applications in binary extension fields field multiplication is a mandatory operator, our solution does not represent a significant extra burden in terms of hardware resource requirements.
It is worth to notice that although the theoretical formulae included in this paper were derived assuming polynomial basis representation of the field elements, the extension of our results to optimal normal basis is straightforward.
Future work of this paper includes finding other classes of trinomials were the parallel version of the Itoh-Tsujii algorithm presented here might be useful in terms of performance speedup.
